AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

1. (original) Apparatus for processing data, said apparatus comprising:

a data processing register operable to store a data value;

a register writing circuit operable to store a data value to said data processing register; and

three or more further registers; wherein

when said register write circuit writes a data value to said data processing register, said register write circuit also writes data values to three or more further registers such that a fixed relative number of bits within said data processing register and said three or more further registers as a whole transition from high to low and from low to high irrespective of what data value is being written to said data processing register and what data value was previously stored within said data processing register.

2. (original) Apparatus as claimed in claim 1, wherein when said register write circuit writes a value X_i to an i^{th} bit of said data processing register previously storing a value of Y_i , said register write circuit also writes to corresponding bit positions within three further registers respective values of:

an inverse of X_i;

a new value Rd_i given by (inverse (X_i XOR Y_i)) XOR (a value of Rd_i currently stored)); and

PIRY et al.

U.S. National Phase of PCT/GB2003/004256

an inverse of said new value of Rdi.

- 3. (currently amended) Apparatus as claimed in any one of claims 1 and 2 claim 1, wherein said data processing register is one of a plurality of data processing registers of a register bank.
- 4. (original) Apparatus as claimed in claim 2, wherein said three further registers comprise a dedicated dummy register dedicated to said data processing register and two shared dummy registers shared between said plurality of data processing registers of said register bank.
- 5. (original) Apparatus as claimed in claim 1, wherein when said register write circuit writes a value X_i to an ith bit of said data processing register previously storing a value of Y_i, said register write circuit also writes to corresponding bit positions within three further registers comprising a dedicated dummy register dedicated to said data processing register and two shared dummy registers shared between said plurality of data processing registers of said register bank such that said dedicated dummy register stores said inverse of X_i and said two shared dummy registers store said exclusive logical OR of X_i with Y_i and said inverse of the exclusive logical OR of X_i with Y_i.

U.S. National Phase of PCT/GB2003/004256

- 6. (currently amended) Apparatus as claimed in any one of claims 4 and 5 claim 4, wherein said three further registers are provided for a subset of said plurality of data processing registers of said register bank.
- 7. (original) A method of processing data, said method comprising the steps of: storing a data value in a data processing register; and

when said data value is stored in said data processing register also storing data values within three or more further registers such than a fixed relative number of bits within said data processing register and said three or more further registers as a whole transition from high to low and from low to high irrespective of what said data value is being written to data processing register and what data value was previously stored within said data processing register.

8. (original) A method as claimed in claim 7, wherein when writing a value X_i to an i^{th} bit of said data processing register previously storing a value of Y_i , also writing to corresponding bit positions within three further registers respective values of:

an inverse of X_i;

a new value Rd_i given by (inverse (X_i XOR Y_i)) XOR (a value of Rd_i currently stored)); and

an inverse of said new value of Rdi.

U.S. National Phase of PCT/GB2003/004256

- 9. (currently amended) A method as claimed in any one of claims 7 and 8 claim 7, wherein said data processing register is one of a plurality of data processing registers of a register bank.
- 10. (original) A method as claimed in claim 8, wherein said three further registers comprise a dedicated dummy register dedicated to said data processing register and two shared dummy registers shared between said plurality of data processing registers of said register bank.
- 11. (original) A method as claimed in claim 7, wherein when writing a value X_i to an ith bit of said data processing register previously storing a value of Y_i, also writing to corresponding bit positions within three further registers comprising a dedicated dummy register dedicated to said data processing register and two shared dummy registers shared between said plurality of data processing registers of said register bank such that said dedicated dummy register stores said inverse of X_i and said two shared dummy registers store said exclusive logical OR of X_i with Y_i and said inverse of the exclusive logical OR of X_i with Y_i.
- 12. (currently amended) A method as claimed in any one of claims 10 and 11 claim 10, wherein said three further registers are provided for a subset of said plurality of data processing registers of said register bank.